


GD25LQ80C

GD25LQ80C

DATASHEET



Contents

1	F	EATURES	4
2	C	GENERAL DESCRIPTION	5
3	Ν	MEMORY ORGANIZATION	7
4	C	DEVICE OPERATION	8
5	0	DATA PROTECTION	9
6		STATUS REGISTER	
7	C	COMMANDS DESCRIPTION	13
	7.1	WRITE ENABLE (WREN) (06H)	16
	7.2	Write Disable (WRDI) (04H)	16
	7.3	Write Enable for Volatile Status Register (50H)	16
	7.4	Read Status Register (RDSR) (05H or 35H)	17
	7.5	WRITE STATUS REGISTER (WRSR) (01H)	17
	7.6	READ DATA BYTES (READ) (03H)	18
	7.7	Read Data Bytes at Higher Speed (Fast Read) (OBH)	18
	7.8	DUAL OUTPUT FAST READ (3BH)	19
	7.9	QUAD OUTPUT FAST READ (6BH)	20
	7.10	0 DUAL I/O FAST READ (BBH)	20
	7.12	1 QUAD I/O FAST READ (EBH)	22
	7.12	2 SET BURST WITH WRAP (77H)	23
	7.13	3 PAGE PROGRAM (PP) (02H)	24
	7.14	4 Quad Page Program (32H)	25
	7.15	5 SECTOR ERASE (SE) (20H)	26
	7.16	6 32KB BLOCK ERASE (BE) (52H)	26
	7.17	7 64KB BLOCK ERASE (BE) (D8H)	27
	7.18	8 Chip Erase (CE) (60/C7H)	27
	7.19	9 ENABLE/DISABLE SO TO OUTPUT RY/BY# (ESRY/DSRY) (70H/80H)	28
	7.20	0 DEEP POWER-DOWN (DP) (B9H)	29
	7.22	1 RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	29
	7.22	2 READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	30
	7.23	3 Read Manufacture ID/ Device ID Dual I/O (92H)	31
	7.24	4 Read Manufacture ID/ Device ID Quad I/O (94H)	32
	7.25	5 READ IDENTIFICATION (RDID) (9FH)	32
	7.26	6 PROGRAM/ERASE SUSPEND (PES) (75H)	33
	7.27	7 PROGRAM/ERASE RESUME (PER) (7AH)	34
	7.28		
	7.29		
	7.30		





1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ80C

7.31	L ENABLE RESET (66H) AND RESET (99H)	
7.32	2 READ UNIQUE ID (4BH)	
7.32	2 READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	
8 E	LECTRICAL CHARACTERISTICS	43
8.1	POWER-ON TIMING	
8.2	Initial Delivery State	
8.3	Absolute Maximum Ratings	
8.4	CAPACITANCE MEASUREMENT CONDITIONS	
8.5	DC CHARACTERISTICS	45
8.6	AC CHARACTERISTICS	
9 O	ORDERING INFORMATION	55
9.1\	Valid Part Numbers	
10	PACKAGE INFORMATION	58
10 10.1		
	L PACKAGE SOP8 150MIL	
10.1	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL	
10.1 10.2	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL PACKAGE VSOP8 150MIL	
10.1 10.2 10.3	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL PACKAGE VSOP8 150MIL PACKAGE VSOP8 208MIL	
10.1 10.2 10.3 10.4	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL PACKAGE VSOP8 150MIL PACKAGE VSOP8 208MIL PACKAGE VSOP8 208MIL PACKAGE USON8 (3*2MM, THICKNESS 0.45MM)	58 59 60 61 62
10.1 10.2 10.3 10.4 10.5	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL PACKAGE VSOP8 150MIL PACKAGE VSOP8 208MIL PACKAGE VSOP8 208MIL PACKAGE USON8 (3*2MM, THICKNESS 0.45MM) PACKAGE USON8 (3*2MM, THICKNESS 0.55MM)	58 59 60 61 62 63
10.1 10.2 10.3 10.4 10.5 10.6	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL PACKAGE VSOP8 150MIL PACKAGE VSOP8 208MIL PACKAGE VSOP8 208MIL PACKAGE USON8 (3*2MM, THICKNESS 0.45MM) PACKAGE USON8 (3*2MM, THICKNESS 0.55MM) PACKAGE USON8 (3*4MM)	58 59 60 61 62 63 63 64
10.1 10.2 10.3 10.4 10.5 10.6 10.7	L PACKAGE SOP8 150MIL 2 PACKAGE SOP8 208MIL 3 PACKAGE VSOP8 150MIL 4 PACKAGE VSOP8 208MIL 5 PACKAGE USON8 (3*2MM, THICKNESS 0.45MM) 5 PACKAGE USON8 (3*2MM, THICKNESS 0.55MM) 6 PACKAGE USON8 (3*4MM) 7 PACKAGE USON8 (3*4MM) 8 PACKAGE USON8 (4*4MM, THICKNESS 0.45MM)	58 59 60 61 62 63 64 65
10.1 10.2 10.3 10.4 10.5 10.6 10.7 10.8	PACKAGE SOP8 150MIL PACKAGE SOP8 208MIL PACKAGE VSOP8 150MIL PACKAGE VSOP8 208MIL PACKAGE VSOP8 208MIL PACKAGE USON8 (3*2mm, THICKNESS 0.45mm) PACKAGE USON8 (3*2mm, THICKNESS 0.55mm) PACKAGE USON8 (3*4mm) PACKAGE USON8 (4*4mm, THICKNESS 0.45mm) PACKAGE USON8 (6*5mm)	58 59 60 61 62 63 63 64 64 65 66



GigoDevice 1.8V Uniform Sector Dual and Quad Serial Flash

1 FEATURES

- 8M-bit Serial Flash
- 1024K-Byte
- 256 Bytes per programmable page
- Standard, Dual, Quad SPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
 - 104MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 208Mbits/s
 - Quad I/O Data transfer up to 416Mbits/s
- Allows XIP (execute in place) Operation
 Continuous Read With 8/16/32/64-Byte Wrap
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top/Bottom Block protection
- Minimum 100,000 Program/Erase Cycles

- Fast Program/Erase Speed
 - Page Program time: 0.7ms typical
 - Sector Erase time: 40ms typical
 - Block Erase time: 0.15/0.18s typical
 - Chip Erase time: 2.5s typical
- Flexible Architecture
 - Uniform Sector of 4K-Byte
 - Uniform Block of 32/64K-Byte
 - Erase/Program Suspend/Resume
- Low Power Consumption
 - 9uA typical stand-by current
 - 1uA typical power down current
- · Advanced security Features
 - 128-bit Unique ID
 - 3x512-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
 - Full voltage range: 1.65~2.1V
- Data Retention
 20-year data retention typical

4








2 GENERAL DESCRIPTION

The GD25LQ80C (8M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 208Mbits/s, the Quad I/O & Quad output data is transferred with speed of 416Mbits/s.

CONNECTION DIAGRAM








WLCSP

PIN DESCRIPTION


Ball No.	Pin Name	I/O	Description
A2	CS#	I	Chip Select Input
B2	SO (IO1)	I/O	Data Output (Data Input Output 1)
C2	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
D2	VSS		Ground
D1	SI (IO0)	I/O	Data Input (Data Input Output 0)
C1	SCLK	I	Serial Clock Input
B1	HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)
A1	VCC		Power Supply

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.





BLOCK DIAGRAM







3 MEMORY ORGANIZATION

GD25LQ80C

Each device has	Each block has	Each sector has	Each page has	
1M	64/32K	4K	256	Bytes
4K	256/128	16	-	pages
256	16/8	-	-	sectors
16/32	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25LQ80C 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	255	0FF000H	0FFFFFH
15			
	240	0F0000H	0F0FFFH
	239	0EF000H	0EFFFFH
14			
	224	0E0000H	0E0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH





4 DEVICE OPERATION

SPI Mode

Standard SPI

The GD25LQ80C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LQ80C supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LQ80C supports Quad SPI operation when using the "Quad Output Fast Read" (6BH)," Quad I/O Fast Read" (EBH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure1. Hold Condition







5 Data Protection

The GD25LQ80C provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up/-Software reset (66H+99H)
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)

-Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)

- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and software reset (66H+99H).

	Status R	Register	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
Х	Х	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	15	0F0000H-0FFFFH	64KB	Upper 1/16		
0	0	0	1	0	14 to 15	0E0000H-0FFFFH	128KB	Upper 1/8		
0	0	0	1	1	12 to 15	0C0000H-0FFFFH	256KB	Upper 1/4		
0	0	1	0	0	8 to 15	080000H-0FFFFH	512KB	Upper 1/2		
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/16		
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/8		
0	1	0	1	1	0 to 3	000000H-03FFFFH 256k		Lower 1/4		
0	1	1	0	0	0 to 7	000000H-07FFFH 512KB		Lower 1/2		
0	Х	1	0	1	0 to 15	000000H-0FFFFH	1MB	ALL		
Х	Х	1	1	Х	0 to 15	000000H-0FFFFH	1MB	ALL		
1	0	0	0	1	15	0FF000H-0FFFFFH	4KB	Top Block		
1	0	0	1	0	15	0FE000H-0FFFFFH	8KB	Top Block		
1	0	0	1	1	15	0FC000H-0FFFFFH	16KB	Top Block		
1	0	1	0	Х	15	0F8000H-0FFFFFH	32KB	Top Block		
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block		
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block		
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block		
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block		

Table1. GD25LQ80C Protected area size (CMP=0)





GD25LQ80C

	Table1a. GD25LQ80C Protected area size (CMP=1)										
Status Register Content Memory Content											
BP4	BP4 BP3 BP2 BP1 BP0				Blocks	Addresses	Density	Portion			
Х	Х	0	0	0	ALL	000000H-0FFFFH	1M	ALL			
0	0	0	0	1	0 to 14	000000H-0EFFFH	960KB	Lower 15/16			
0	0	0	1	0	0 to 13	000000H-0DFFFFH	896KB	Lower 7/8			
0	0	0	1	1	0 to 11	000000H-0BFFFFH	768KB	Lower 3/4			
0	0	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/2			
0	1	0	0	1	1 to 15	010000H-0FFFFFH	960KB	Upper 15/16			
0	1	0	1	0	2 to 15	2 to 15 020000H-0FFFFH		Upper 7/8			
0	1	0	1	1	4 to 15	040000H-0FFFFFH	768KB	Upper 3/4			
0	1	1	0	0	8 to 15	080000H-0FFFFH	512KB	Upper 1/2			
0	Х	1	0	1	NONE	NONE	NONE	NONE			
Х	Х	1	1	Х	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 to 15	000000H-0FEFFFH	1020KB	Lower 255/256			
1	0	0	1	0	0 to 15	000000H-0FDFFFH	1016KB	Lower 127/128			
1	0	0	1	1	0 to 15	000000H-0FBFFFH	1008KB	Lower 63/64			
1	0	1	0	Х	0 to 15	000000H-0F7FFH	992KB	Lower 31/32			
1	1	0	0	1	0 to 15	001000H-0FFFFH	1020KB	Upper 255/156			
1	1	0	1	0	0 to 15	002000H-0FFFFFH	1016KB	Upper 127/128			
1	1	0	1	1	0 to 15	004000H-0FFFFFH	1008KB	Upper 63/64			
1	1	1	0	Х	0 to 15	008000H-0FFFFFH	992KB	Upper 31/32			





6 Status Register

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
				0		0	
S7	S6	S5	S4	S3	S2	S1	S0
		BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.


SRP1	SRP0	#WP	Status Register	Description
0	0	x	Software Protected	The Status Register can be written to after a Write Enable
0	0	^	Soliware Protected	command, WEL=1.(Default)
0	1 0 Hardware Prote	Hardware Protected	WP#=0, the Status Register locked and cannot be written	
Ū	1	0	Tialuwale Flotecteu	to.
0		Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written	
0		1	Hardware Onprotected	to after a Write Enable command, WEL=1.
1	0	Power Supply Lock-		Status Register is protected and cannot be written to again
	1 0 X		Down ⁽¹⁾⁽²⁾	until the next Power-Down, Power-Up cycle.
1	1	x	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be
	1	^		written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

2. This feature is available on special order. Please contact GigaDevice for details.





QE bit

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground.)

LB3, LB2, LB1 bits


The LB3, LB2, LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.





COMMANDS DESCRIPTION 7

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next Byte)	(continuous)
Fast Read	ОВН	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output	ЗВН	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read							
Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)
Fast Read			M7-M0 ⁽²⁾				
Quad Output	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-	(continuous)
Fast Read						D0) ⁽³⁾	
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read		M7-M0 ⁽⁴⁾					
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable Reset	66H						

Table2. Commands (Standard/Dual/Quad SPI)





1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ80C

Reset	99H						
Set Burst with Wrap	77H	W6-W4					
Program/Erase	75H						
Suspend							
Program/Erase Resume	7AH						
Enable SO to output RY/BY#	70H						
Disable SO to output RY/BY#	80H						
Deep Power-Down	B9H						
Release From Deep	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuous)
Power-Down, And							
Read Device ID							
Release From Deep	ABH						
Power-Down							
Manufacturer/	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuous)
Device ID							
Manufacturer/	92H	A23-A8	A7-A0,	(M7-M0)			(continuous)
Device ID by Dual I/O	920	AZ3-A0	M[7:0]	(ID7-ID0)			(continuous)
Manufacturer/	94H	A23-A0,	duranav	(M7-M0)			(continuous)
Device ID by Quad I/O	940	M[7:0]	dummy	(ID7-ID0)			(continuous)
Read Unique ID	4BH	dummy	dummy	dummy	dummy	(UID7- UID0)	(continuous)
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuous)
Erase Security	44H	A23-A16	A15-A8	A7-A0			
Registers ⁽⁶⁾							
Program Security	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Registers ⁽⁶⁾							
Read Security	48H	A23-A16	A15-A8	A7-A0	dummy	D7-D0	
Registers ⁽⁶⁾							

NOTE:

1. Dual Output data IO0 = (D6, D4, D2, D0) IO1 = (D7, D5, D3, D1) 2. Dual Input Address IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0 IO1 = A23, A21, A19, A17, A15, A13, A11, A9 3. Quad Output Data IO0 = (D4, D0,) IO1 = (D5, D1,) IO2 = (D6, D2,) IO3 = (D7, D3,....)

A7, A5, A3, A1, M7, M5, M3, M1






4. Quad Input Address
IO0 = A20, A16, A12, A8, A4, A0, M4, M0
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
IO3 = A23, A19, A15, A11, A7, A3, M7, M3
5. Fast Read Quad I/O Data
IO0 = (x, x, x, x, D4, D0,...)
IO1 = (x, x, x, x, D5, D1,...)
IO2 = (x, x, x, x, D6, D2,...)
IO3 = (x, x, x, x, D7, D3,...)
6. Security Register1: A23-A16=00H, A15-A9=0001000b, A8-A0= Byte Address;
Security Register3: A23-A16=00H, A15-A9=0011000b, A8-A0= Byte Address;

TABLE OF ID DEFINITIONS

GD25LQ80C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	14
90H	C8		13
ABH			13






7.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low \rightarrow sending the Write Enable command \rightarrow CS# goes high.


Figure2. Write Enable Sequence Diagram



7.2 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low \rightarrow Sending the Write Disable command \rightarrow CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.






7.3 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register command will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.






Figure4. Write Enable for Volatile Status Register Sequence Diagram



7.4 Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.





7.5 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data Byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data Byte, the CMP and QE and SRP1 bits will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.


The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status





GD25LQ80C

Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.






7.6 Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_R, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.






7.7 Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.



GigoDevice 1.8V Uniform Sector Dual and Quad Serial Flash




7.8 Dual Output Fast Read (3BH)


The Dual Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The command sequence is shown in followed Figure9. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.









The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.




Figure10. Quad Output Fast Read Sequence Diagram

7.10 Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 11. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.










Figure11a. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))







The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 12. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 12a. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure12. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure12a. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))







Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.12 Set Burst with Wrap (77H)


The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-Byte section within a 256-Byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.


W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-Byte	No	N/A
0, 1	Yes	16-Byte	No	N/A
1, 0	Yes	32-Byte	No	N/A
1, 1	Yes	64-Byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-Byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure14 Set Burst with Wrap Sequence Diagram








The Page Program (PP) command is for programming the memory. A Write Enable (W


The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-Byte address on SI \rightarrow at least 1 Byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure15If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.









The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The guad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure16 If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure16 Quad Page Program Sequence Diagram



GigaDevice 1.8V Uniform Sector Dual and Quad Serial Flash 7.15 Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address Byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure17. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.





Figure17. Sector Erase Sequence Diagram

7.16 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.









GigaDevice 1.8V Uniform Sector Dual and Quad Serial Flash 7.17 64KB Block Erase (BE) (D8H)


The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 19. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.







7.18 Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure20. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.










7.19 Enable/Disable SO to Output RY/BY# (ESRY/DSRY) (70H/80H)

Besides SO pin is used to output data, it also can be used as the status pin of ready/busy. The ESRY command is for outputting the ready/busy status to SO. When the device is in the process of power on, enter or exit deep power down mode and erase/program, its status is busy, and the SO output 0. When the device is in the standby mode, the status of device is ready, then SO output 1. The DSRY command is for resetting ESRY. The ready/busy status will not output to SO after DSRY issued.

The Enable/Disable SO to Output RY/BY# command sequence: CS# goes low \rightarrow sending ESRY command code \rightarrow CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Enable/Disable SO to Output RY/BY# command is not executed.

Figure 21. Enable/Disable SO to Output RY/BY# Diagram






GigaDevice 1.8V Uniform Sector Dual and Quad Serial Flash 7.20 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of toP before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure22. Deep Power-Down Sequence Diagram



7.21 Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure23. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy Byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure24. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure24, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is





GD25LQ80C

in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure23. Release Power-Down Sequence Diagram





Figure24. Release Power-Down/Read Device ID Sequence Diagram




7.22 Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



GigoDevice 1.8V Uniform Sector Dual and Quad Serial Flash



7.23 Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure26. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram





The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure27. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram

7.25 Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed 32





by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 28. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.





Figure28. Read Identification ID Sequence Diagram


7.26 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H/32H) are not allowed during Program suspend. The Write Status Register command (01H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared form 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure29.








7.27 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure30.





7.28 Erase Security Registers (44H)

The GD25LQ80C provides three 512-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security






GD25LQ80C

Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Don't care
Security Register #2	00H	0010	000	Don't care
Security Register #3	00H	0011	000	Don't care

Figure 31. Erase Security Registers command Sequence Diagram



7.29 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address





Figure 32. Program Security Registers command Sequence Diagram



The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A8-A0 address reaches the last Byte of the register (Byte 1FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address





7.31 Enable Reset (66H) and Reset (99H)


If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI mode. The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST} / t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS bit in Status Register before issuing the Reset command sequence.





Figure34. Enable Reset and Reset command Sequence Diagram



7.32 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow Dummy Byte1 \rightarrow Dummy Byte2 \rightarrow Dummy Byte3 \rightarrow Dummy Byte4 \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.




Figure35 Read Unique ID Sequence Diagram



GigoDevice 1.8V Uniform Sector Dual and Quad Serial Flash

7.32 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.










Table 3 Signature and Parameter Identification Data Values

Table3	. Signature and Parameter Identifica	ation Data	Values		7
Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be	07H	31:24	FFH	FFH
	changed				
ID number (JEDEC)	00H: It indicates a JEDEC	08H	07:00	00H	00H
	specified header				
Parameter Table Minor Revision	Start from 0x00H	09H	15:08	00H	00H
Number					
Parameter Table Major Revision	Start from 0x01H	0AH	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	0BH	31:24	09H	09H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of JEDEC Flash	0CH	07:00	30H	30H
	Parameter table	0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be	0FH	31:24	FFH	FFH
	changed				
ID Number LSB	It is indicates GigaDevice	10H	07:00	C8H	C8H
(GigaDevice Manufacturer ID)	manufacturer ID				
Parameter Table Minor Revision	Start from 0x00H	11H	15:08	00H	00H
Number					
Parameter Table Major Revision	Start from 0x01H	12H	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	13H	31:24	03H	03H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of GigaDevice Flash	14H	07:00	60H	60H
	Parameter table	15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be	17H	31:24	FFH	FFH
	changed				



Table4. Parameter Table (0): JEDEC Flash Parameter Tables

Table4. Parameter Table (0): JEDEC Flash Parameter Tables									
Description	Comment	Add(H)	DW Add	Data	Data				
		(Byte)	(Bit)						
	00: Reserved; 01: 4KB erase;								
Block/Sector Erase Size	10: Reserved;		01:00	01b					
	11: not support 4KB erase								
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b					
Write Enable Instruction	0: Nonvolatile status bit								
Requested for Writing to Volatile	1: Volatile status bit		03	0b					
Status Registers	(BP status register bit)	30H			E5H				
	0: Use 50H Opcode,	1 3011							
Write Enable Opcode Select for	1: Use 06H Opcode,								
Writing to Volatile Status	Note: If target flash status register		04	0b					
Registers	is Nonvolatile, then bits 3 and 4								
	must be set to 00b.								
Unused	Contains 111b and can never be		07:05	111b					
Unused	changed		07.05						
4KB Erase Opcode		31H	15:08	20H	20H				
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b					
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,		40.47	0.01-					
addressing flash array	10: 4Byte only, 11: Reserved		18:17	00b					
Double Transfer Rate (DTR)	0-Netsurgert 4-Ourgert		10	Oh					
clocking	0=Not support, 1=Support	32H	19	0b	F1H				
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b					
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b					
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b					
Unused			23	1b					
Unused		33H	31:24	FFH	FFH				
Flash Memory Density		37H:34H	31:00	007FFF	FFH				
(1-4-4) Fast Read Number of	0 0000b: Wait states (Dummy								
Wait states	Clocks) not support		04:00	00100b					
(1-4-4) Fast Read Number of		38H			44H				
Mode Bits	000b:Mode Bits not support		07:05	010b					
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH				
(1-1-4) Fast Read Number of	0 0000b: Wait states (Dummy								
Wait states	Clocks) not support		20:16	01000b					
(1-1-4) Fast Read Number of		3AH			08H				
Mode Bits	000b:Mode Bits not support		23:21	000b					
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH				
(1-1-2) Fast Read Number of	0 0000b: Wait states (Dummy		1						
Wait states	Clocks) not support	зсн	04:00	01000b	08H				
(1-1-2) Fast Read Number	000b: Mode Bits not support		07:05	000b	0011				





I.8V Uniform SectorGigaDeviceDual and Quad Serial Flash

GD25LQ80C

	••••••						
of Mode Bits							
(1-1-2) Fast Read Opcode		3DH	15:08	3BH	ЗВН		
(1-2-2) Fast Read Number	0 0000b: Wait states (Dummy		20.10	000105			
of Wait states	Clocks) not support	3EH	20:16	00010b	42H		
(1-2-2) Fast Read Number	000b: Mode Bits not support	5211	23:21	010b	4211		
of Mode Bits			20.21				
(1-2-2) Fast Read Opcode		3FH	31:24	BBH	BBH		
(2-2-2) Fast Read	0=not support 1=support	_	00	0b	-		
Unused		40H	03:01	111b	EEH		
(4-4-4) Fast Read	0=not support 1=support		04	0b			
Unused			07:05	111b			
Unused		43H:41H	31:08	0xFFH	0xFFH		
Unused		45H:44H	15:00	0xFFH	0xFFH		
(2-2-2) Fast Read Number	0 0000b: Wait states (Dummy		20:16	00000b			
of Wait states	Clocks) not support	46H	20.10	000000	00Н		
(2-2-2) Fast Read Number	000b: Mode Bits not support	4011	23:21	000b	0011		
of Mode Bits			20.21				
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH		
Unused		49H:48H	15:00	0xFFH	0xFFH		
(4-4-4) Fast Read Number of	0 0000b: Wait states (Dummy		20:16	00000b			
Wait states	Clocks) not support	4AH	20.10		оон		
(4-4-4) Fast Read Number	000b: Mode Bits not support				23:21	000b	
of Mode Bits							
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH		
Sector Type 1 Size	Sector/block size=2^N Bytes	4CH	07:00	ОСН	осн		
	0x00b: this sector type don't exist						
Sector Type 1 erase Opcode		4DH	15:08	20H	20H		
Sector Type 2 Size	Sector/block size=2^N Bytes	4EH	23:16	0FH	0FH		
	0x00b: this sector type don't exist						
Sector Type 2 erase Opcode		4FH	31:24	52H	52H		
Sector Type 3 Size	Sector/block size=2^N Bytes	50H	07:00	10H	10H		
	0x00b: this sector type don't exist						
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H		
Sector Type 4 Size	Sector/block size=2^N Bytes	52H	23:16	00H	оон		
	0x00b: this sector type don't exist						
Sector Type 4 erase Opcode		53H	31:24	FFH	FFH		





Table5. Parameter Table (1): GigaDevice Flash Parameter Tables									
Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data				
Vcc Supply Maximum Voltage	2000H=2.000V 2100H=2.100V 2700H=2.700V 3600H=3.600V	61H:60H	15:00	2100H	2100H				
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2350H=2.350V 2700H=2.700V	63H:62H	31:16	1650H	1650H				
HW Reset# pin	0=not support 1=support		00	0b					
HW Hold# pin	0=not support 1=support		01	1b					
Deep Power Down Mode	0=not support 1=support		02	1b					
SW Reset	0=not support 1=support	1	03	1b					
SW Reset Opcode	Should be issue Reset Enable (66H) before Reset cmd.	65H:64H	11:04	99H	F99EH				
Program Suspend/Resume	0=not support 1=support		12	1b					
Erase Suspend/Resume	0=not support 1=support		13	1b					
Unused			14	1b					
Wrap-Around Read mode	0=not support 1=support		15	1b					
Wrap-Around Read mode Opcode		66H	23:16	77H	77H				
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H				
Individual block lock	0=not support 1=support		00	0b					
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b					
Individual block lock Opcode			09:02	FFH					
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68	10	0b	EBFC H				
Secured OTP	0=not support 1=support	H	11	1b					
Read Lock	0=not support 1=support	1	12	0b					
Permanent Lock	0=not support 1=support		13	1b ⁽¹⁾					
Unused			15:14	11b					
	1	1							

NOTE:

Unused

1. GD25LQ80CxxSx supports Permanent Lock. Please contact GigaDevice for details.



FFFFH

FFFFH

31:16

8 ELECTRICAL CHARACTERISTICS

8.1 POWER-ON TIMING

Figure37. Power-On Timing Sequence Diagram




Table 6. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Мах	Unit
tVSL	VCC (min) To CS# Low	1.8		ms
VWI	Write Inhibit Voltage VCC (min)	1	1.4	V


8.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1(each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).


8.3 Absolute Maximum Ratings


Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°C
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	°C
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
Transient Input / Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 2.5	V












8.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	рF	VIN=0V
COUT	Output Capacitance			8	рF	VOUT=0V
CL	Load Capacitance	30		pF		
	Input Rise And Fall time			5	ns	
	Input Pause Voltage	0.1VC	C to 0.8V0	CC	V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure39. Input Test Waveform and Measurement Level








8.5 DC CHARACTERISTICS

(T= -40°C~85°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μA
Ilo	Output Leakage Current				±2	μA
1	Chandhu Current	CS#=VCC,		9		
I _{CC1}	Standby Current	VIN=VCC or VSS		9	28	μA
I		CS#=VCC,		4	8	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		1	ð	μA
		CLK=0.1VCC /				
		0.9VCC		10	10	
		at 104MHz,		10	13	mA
		Q=Open(*1,*2,*4 I/O)				
Іссз	Operating Current (Read)	CLK=0.1VCC/				
		0.9VCC				
		at 80MHz,		8		mA
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		15	20	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		15	20	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		15	20	mA
Icc7	Operating Current (BE)	CS#=VCC		15	20	mA
Icc8	Operating Current (CE)	CS#=VCC		15	20	mA
VIL	Input Low Voltage				0.2VCC	V
VIH	Input High Voltage		0.7VCC			V
Vol	Output Low Voltage	I _{OL} =100μA			0.2	V
Vон	Output High Voltage	I _{OH} =-100µА	VCC-0.2			V

Note:

1. Typical values given for TA=25°C.



(T= -40°C~105°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.						
Lı	Input Leakage Current				±2	μA						
Ilo	Output Leakage Current				±2	μA						
1	Ctandby Current	CS#=VCC,		9	50							
I _{CC1}	Standby Current	V _{IN} =VCC or VSS		9	50	μA						
1	Deen Dewer Dewn Current	CS#=VCC,		1	15							
Icc2	Deep Power-Down Current	V _{IN} =VCC or VSS		I	15	μA						
		CLK=0.1VCC /										
		0.9VCC		10	20	mA						
		at 90MHz,		10	10	10	10	10	10	10	20	ША
		Q=Open(*1,*2,*4 I/O)										
Іссз	Operating Current (Read)	CLK=0.1VCC/										
		0.9VCC			15	mA						
		at 80MHz,		8								
		Q=Open(*1,*2,*4 I/O)										
I _{CC4}	Operating Current (PP)	CS#=VCC		15	30	mA						
I _{CC5}	Operating Current (WRSR)	CS#=VCC		15	30	mA						
I _{CC6}	Operating Current (SE)	CS#=VCC		15	30	mA						
Ісст	Operating Current (BE)	CS#=VCC		15	30	mA						
Icc8	Operating Current (CE)	CS#=VCC		15	30	mA						
VIL	Input Low Voltage				0.2VCC	V						
VIH	Input High Voltage		0.7VCC			V						
Vol	Output Low Voltage	Io∟ =100µA			0.2	V						
Vон	Output High Voltage	I _{OH} =-100µА	VCC-0.2			V						

Note:

1. Typical values given for TA=25°C.



(T= -40°C~125°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.	
ILI	Input Leakage Current				±2	μA	
Ilo	Output Leakage Current				±2	μA	
1	Ctandby Cymraet	CS#=VCC,		0	<u> </u>		
Icc1	Standby Current	VIN=VCC or VSS		9	60	μA	
1	Deen Dewer Dewn Current	CS#=VCC,		1	20		
Icc2	Deep Power-Down Current	V _{IN} =VCC or VSS		I	20	μA	
		CLK=0.1VCC /					
		0.9VCC		10	40	20	
		at 90MHz,			10 20	mA	
		Q=Open(*1,*2,*4 I/O)					
Іссз	Operating Current (Read)	CLK=0.1VCC/					
		0.9VCC			15	mA	
		at 80MHz,		8			
		Q=Open(*1,*2,*4 I/O)					
Icc4	Operating Current (PP)	CS#=VCC		15	30	mA	
Icc5	Operating Current (WRSR)	CS#=VCC		15	30	mA	
Icc6	Operating Current (SE)	CS#=VCC		15	30	mA	
Icc7	Operating Current (BE)	CS#=VCC		15	30	mA	
Icc8	Operating Current (CE)	CS#=VCC		15	30	mA	
VIL	Input Low Voltage				0.2VCC	V	
VIH	Input High Voltage		0.7VCC			V	
Vol	Output Low Voltage	I _{OL} =100µA			0.2	V	
Vон	Output High Voltage	І _{ОН} =-100µА	VCC-0.2			V	

Note:

1. Typical values given for TA=25°C.



1.8V Uniform SectorGigdDeviceDual and Quad Serial Flash

8.6 AC CHARACTERISTICS

(T= -40°C~85°C, VCC=1.65~2.1V, C∟=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
f.	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			104	
fc	EBH			104	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
tсьн	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
tсьсн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (read/write)	20			ns
t _{sнqz}	Output Disable Time			6	ns
t CLQX	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
tньсн	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
tсннь	Hold# High Hold Time (Relative to Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
tннqx	Hold# Low To Low-Z Output			6	ns
	Clock Low To Output Valid (C _L = 30pF)			7	ns
t _{CLQV}	Clock Low To Output Valid (C _L = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
4	CS# High To Next Command After Reset (Except			20	
t _{RST}	From Erase)			30	μs
4	CS# High To Next Command After Reset (From			40	
t _{RST_E}	Erase)			12	ms
tw	Write Status Register Cycle Time		1	20	ms
t _{BP1}	Byte Program Time (First Byte)		25	50	μs





t _{BP2}	Addition Byte Program Time (After First Byte)	2.5	5	μs
t _{PP}	Page Programming Time	0.7	2.4	ms
t _{SE}	Sector Erase Time	40	300	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.15	0.8	s
t _{BE2}	Block Erase Time (64K Bytes)	0.18	1	S
tce	Chip Erase Time (GD25LQ80C)	2.5	5	s

Note:

1. Typical values given for TA=25°C.







1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ80C

(T= -40°C~105°C, VCC=1.65~2.1V, C⊨30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
fc	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			90	MHz
IC	EBH			90	IVITIZ
fR	Serial Clock Frequency For: Read (03H)			80	MHz
t _{CLH}	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
t CLCH	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t CHCL	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t s∟cн	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
t CHSL	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (read/write)	20			ns
tsнqz	Output Disable Time			6	ns
tclax	Output Hold Time	1.2			ns
tovcн	Data In Setup Time	2			ns
t CHDX	Data In Hold Time	2			ns
t _{HLCH}	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
t _{CHHL}	Hold# High Hold Time (Relative to Clock)	5			ns
t _{сннн}	Hold# Low Hold Time (Relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
tннqx	Hold# Low To Low-Z Output			6	ns
	Clock Low To Output Valid (C_L = 30pF)			7	ns
t CLQV	Clock Low To Output Valid (C _L = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except				· ·
trst	From Erase)			30	μs
	CS# High To Next Command After Reset (From				
t _{RST_E}	Erase)			12	ms
tw	Write Status Register Cycle Time		1	25	ms
t _{BP1}	Byte Program Time (First Byte)		25	80	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	8	μs
tPP	Page Programming Time		0.7	3	ms





tse	Sector Erase Time	40	400	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.15	1.2	s
t _{BE2}	Block Erase Time (64K Bytes)	0.18	2	s
t _{CE}	Chip Erase Time (GD25LQ80C)	2.5	8	S

Note:

1. Typical values given for TA=25°C.







1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ80C

(T= -40°C~125°C, VCC=1.65~2.1V, C⊨30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
fc	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			90	MHz
10	EBH				
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
t _{CLH}	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
t clch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t CHCL	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (read/write)	20			ns
tsнqz	Output Disable Time			6	ns
tclax	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
tснох	Data In Hold Time	2			ns
t HLCH	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
t _{CHHL}	Hold# High Hold Time (Relative to Clock)	5			ns
t _{сннн}	Hold# Low Hold Time (Relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
t HHQX	Hold# Low To Low-Z Output			6	ns
	Clock Low To Output Valid (C_L = 30pF)			7	ns
tclqv	Clock Low To Output Valid (C_L = 15pF)			6	ns
twhsL	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except				
t RST	From Erase)			30	μs
	CS# High To Next Command After Reset (From				
t _{RST_E}	Erase)			12	ms
tw	Write Status Register Cycle Time		1	25	ms
t _{BP1}	Byte Program Time (First Byte)		25	80	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	8	μs
t _{PP}	Page Programming Time		0.7	4	ms





tse	Sector Erase Time	40	400	ms
t _{BE}	Block Erase Time (32K Bytes)	0.15	1.8	s
t _{BE}	Block Erase Time (64K Bytes)	0.18	3.2	s
t _{CE}	Chip Erase Time (GD25LQ80C)	2.5	12	S

Note:

1. Typical values given for TA=25°C.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

tSHSL ≁ CS# tCHSI tCHSH --tSLCH ↔ tSHCH SCLK tDVCH → tCHCL tCLCH tCHDX MSB SI LSB High-Z SO

Figure40. Serial Input Timing

Figure41. Output Timing







Figure 42. Resume to Suspend Timing Diagram


















9 ORDERING INFORMATION



* Please contact GigaDevice sales for automotive products.





9.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type
GD25LQ80CTIG	8Mbit	SOP8 150mil
GD25LQ80CSIG	8Mbit	SOP8 208mil
GD25LQ80CMIG	8Mbit	VSOP8 150mil
GD25LQ80CVIG	8Mbit	VSOP8 208mil
GD25LQ80CEIG	8Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ80CUIG	8Mbit	USON8 (3x2mm, 0.55mm thickness)
GD25LQ80CNIG	8Mbit	USON8 (3x4mm)
GD25LQ80CQIG	8Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ80CWIG	8Mbit	WSON8 (6x5mm)
GD25LQ80CLIGR	8Mbit	WLCSP

Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Density	Package Type
GD25LQ80CTJG	8Mbit	SOP8 150mil
GD25LQ80CSJG	8Mbit	SOP8 208mil
GD25LQ80CMJG	8Mbit	VSOP8 150mil
GD25LQ80CVJG	8Mbit	VSOP8 208mil
GD25LQ80CEJG	8Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ80CUJG	8Mbit	USON8 (3x2mm, 0.55mm thickness)
GD25LQ80CNJG	8Mbit	USON8 (3x4mm)
GD25LQ80CQJG	8Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ80CWJG	8Mbit	WSON8 (6x5mm)
GD25LQ80CLJGR	8Mbit	WLCSP

Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Density	Package Type
GD25LQ80CTEG	8Mbit	SOP8 150mil
GD25LQ80CSEG	8Mbit	SOP8 208mil
GD25LQ80CMEG	8Mbit	VSOP8 150mil
GD25LQ80CVEG	8Mbit	VSOP8 208mil
GD25LQ80CEEG	8Mbit	USON8 (3x2mm, 0.45mm thickness)





1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ80C

GD25LQ80CUEG	8Mbit	USON8 (3x2mm, 0.55mm thickness)
GD25LQ80CNEG	8Mbit	USON8 (3x4mm)
GD25LQ80CQEG	8Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ80CWEG	8Mbit	WSON8 (6x5mm)
GD25LQ80CLEGR	8Mbit	WLCSP


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type
GD25LQ80CTFG	8Mbit	SOP8 150mil
GD25LQ80CSFG	8Mbit	SOP8 208mil
GD25LQ80CMFG	8Mbit	VSOP8 150mil
GD25LQ80CVFG	8Mbit	VSOP8 208mil
GD25LQ80CEFG	8Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ80CUFG	8Mbit	USON8 (3x2mm, 0.55mm thickness)
GD25LQ80CNFG	8Mbit	USON8 (3x4mm)
GD25LQ80CQFG	8Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ80CWFG	8Mbit	WSON8 (6x5mm)
GD25LQ80CLFGR	8Mbit	WLCSP





10 PACKAGE INFORMATION

10.1 Package SOP8 150MIL










Dimensions


Sy	mbol	А	A1	A2	b	с	D	Е	E1	е	1	L1	h	θ
ι ι	Jnit	~						-		Ŭ			••	v
	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80		0.40		0.25	0°
mm	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90	1.27	-	1.04	-	-
	Мах	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°


Note:


1. Both the package length and width do not include the mold flash.


2. Seating plane: Max. 0.1mm.











Detail "A"

Dimensions

Sy	mbol	Α	۸		40	6		6	-	E1				0
U	Jnit		A1	A2	b	С	D	E	EI	е	L	L1	θ	
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°	
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	1.27	1.27 -	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°	


Note:


1. Both the package length and width do not include the mold flash.


2. Seating plane: Max. 0.1mm.


GD25LQ80C


http://www.elm-tech.com _











Dimensions


Sy	mbol	٨	A1	A2	h	•	D	Е	E1	•	I	L1	θ
ι	Jnit	A		AZ	b	С	U	L	L I	e	L	L1	0
	Min	-	0.05	0.63	0.31	0.13	4.80	5.80	3.80		0.40		0°
mm	Nom	-	0.10	-	0.41	0.15	4.90	6.00	3.90	1.27	-	1.04	-
	Мах	0.90	0.15	0.75	0.51	0.18	5.00	6.20	4.00		0.90		10°

Note:


1. Both the package length and width do not include the mold flash.


2. Seating plane: Max. 0.1mm.







10.4 Package VSOP8 208MIL










Dimensions


Sy	mbol	А	•	۸	Δ	Δ	A1	A2	h	•	D	Е	E1	е		L1	θ
U	Init			A2	b	С	D	-	L 1	e	L						
	Min	-	0.05	0.75	0.35	0.09	5.18	7.70	5.18		0.50	1.31	0°				
mm	Nom	-	0.10	0.80	0.42	0.15	5.28	7.90	5.28	1.27	-		-				
	Max	1.00	0.15	0.85	0.50	0.20	5.38	8.10	5.38		0.80		10°				

Note:

1. Both the package length and width do not include the mold flash.


2. Seating plane: Max. 0.1mm.





Top View

Side View



Bottom View

Dimensions

	mbol Init	Α	A1	С	b	D	D1	E	E1	e	L	L1
	Min	0.40	0.00	0.10	0.20	2.90	0.15	1.90	1.55		0.30	
mm	Nom	0.45	0.02	0.15	0.25	3.00	0.20	2.00	1.60	0.50	0.35	0.10
	Max	0.50	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	


Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.




10.6 Package USON8 (3*2mm, thickness 0.55mm)



Top View

Side View



Bottom View

Dimensions

	mbol Init	A	A1	с	b	D	D1	E	E1	e	L	L1
	Min	0.50	0.00	0.10	0.20	2.90	0.15	1.90	1.55		0.30	
mm	Nom	0.55	0.02	0.15	0.25	3.00	0.20	2.00	1.60	0.50	0.35	0.10
	Max	0.60	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	


Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.

4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.




10.7 Package USON8 (3*4mm)











Dimensions

Sy	mbol	Α	A1	-	h	D	D1	Е	E1		
U	Jnit		A	C	b	D		Ľ	E1	e	L
	Min	0.50	0.00	0.10	0.25	2.90	0.10	3.90	0.70		0.50
mm	Nom	0.55	0.02	0.15	0.30	3.00	0.20	4.00	0.80	0.80	0.60
	Мах	0.60	0.05	0.20	0.35	3.10	0.30	4.10	0.90		0.70

Note:


1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.







4

ו D1

Bottom View

5

Symb	bol						DA	Е	E1		
Unit		A	A1	С	b	D	D1	–		e	L
	Min	0.40	0.00	0.10	0.25	3.90	2.20	3.90	2.90		0.35
mm	Nom	0.45	0.02	0.15	0.30	4.00	2.30	4.00	3.00	0.80	0.40
	Мах	0.50	0.05	0.20	0.35	4.10	2.40	4.10	3.10		0.45

Note:

1. Both the package length and width do not include the mold flash.

2. The exposed metal pad area on the bottom of the package is floating.


3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.


4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other

GD25LQ80C

http://www.elm-tech.com ____










Side View



Bottom View

Dimen	sions										
Syr	nbol	Α	A1		b	D	D2	Е	E2		
U	nit	A	AI	C	b		DZ	E	E 2	e	L
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90		0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00	1.27	0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75

Note:

1. Both the package length and width do not include the mold flash.

2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.


4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.


GD25LQ80C






10.10 Package WLCSP







Dimensions

Syı	nbol	۸	A1	A2	Δ.2	D1	E1	•	h
U	nit	Α	AI	A2	A3		E 1	e	b
	Min	0.263	0.048	0.185	0.025	0.400	1 200	0.400	0.220
mm	Nom	0.293	0.068	0.200	0.025 BSC	0.400 BSC	1.200 BSC	0.400 BSC	0.250
	Max	0.323	0.088	0.215	830	630	630	830	0.280

Note:

1. Please contact Gigadevice for full dimension information





11 REVISION HISTORY

Version No	Description	Page	Date	
1.0	Initial Release	All	2017-10-12	
1.1	Added Package: USON8 3*2mm, thickness 0.55mm	P59	2017-10-24	
4.0	Modify the description of WSON8 and USON8 packages	P55-59	0017 10 1	
1.2	Modify tBP1 from 15-30us to 25-50us	P47	2017-12-1	
	Delete E7H command			
	Modify tVSL min value from 5ms to 1.8ms	P42		
1.3	Modify Icc2 max value from 5uA to 8uA	P44	2018-6-5	
	Add tRS, of which the min value is 100us	P45		
	Update the description of SOP8 and VSOP8 packages	P50-53		
	Add DC parameters @-40℃~105℃ & @-40℃~125℃	P45-46		
1.4	Add AC parameters @-40℃~105℃ & @-40℃~125℃	P49-52	2018-6-27	
	Add valid part number of products @-40°C~105°C & @-40°C~125°C	P55		
1.5	Add 4BH command	P37	2018-7-17	
	Modify Icc1 max value @-40°C~85°C from 25uA to 28uA	P45		
	Modify lcc1 max value @-40℃~125℃ from 50uA to 60uA	P47		
	Modify Icc2 max value @-40℃~125℃ from 15uA to 20uA	P47		
	Modify tBE1 max value @-40°C~105°C from 1s to 1.2s	P51		
	Modify tBE2 max value @-40°C~105°C from 1.2s to 2s	P51		
1.6	Modify tCE max value @-40℃~105℃ from 7s to 8s	P51	2018-10-12	
	Modify tPP max value @-40℃~125℃ from 3ms to 4ms	P52		
	Modify tBE1 max value @-40℃~125℃ from 1s to 1.8s	P53		
	Modify tBE2 max value @-40°C~125°C from 1.2s to 3.2s	P53		
	Modify tCE max value @-40℃~125℃ from 7s to 12s	P53		
	Remove tSE max values for 50K cycling	P49, 50, 52		
1.7	Add tCLQV@15pF, of which the max value is 6ns		2019-3-26	
1.8	Add Package WLCSP	P67	2019-6-5	
1.9	Update LOGO	All	2020-5-19	

